Verification Engineers(System Verilog + OVM/UVM), #Bangalore

4+ years Verification Engineers(System Verilog + OVM/UVM) @ SmartPlay Technologies for Bangalore location.

If interested please share your resume at c_antrag@smartplayin.com

4+ yrs, Verification Engineers, Bangalore

4+ years- Verification Engineers(System Verilog + OVM/UVM) & RTL Design/ FPGA Engineers (RTL coding, Micro architecture/ STA synthesis) for Bangalore location. 

If interested please share your resume at c_utkarshas@smartplayin.com

Follow @jobinindia